

**CIRCUIT BOARD**

Patent Number: JP63211663  
Publication date: 1988-09-02  
Inventor(s): TANAKA HIROSHI  
Applicant(s): MITSUBISHI ELECTRIC CORP  
Requested Patent: JP63211663  
Application Number: JP19870046007 19870226  
Priority Number(s):  
IPC Classification: H01L25/08; H01L23/52; H01R9/09  
EC Classification:  
Equivalents:

---

**Abstract**

---

**PURPOSE:**To realize a small-sized and thin semiconductor chip component packaged at a higher density and to reduce a space occupied by a related device or the like, by arranging semiconductor chips in parallel with each other, the semiconductor chips being layered semiconductor chips joined with each other with an adhesive material at their corresponding faces, and by arranging these layered semiconductor chips on an insulating substrate.

**CONSTITUTION:**A substrate region including first, second and third semiconductor chips 15, 16 and 17, an adhesive material 6a, a bump electrode 12a a conductive adhesive material 14a, substrate electrodes 5a and 5c and wires 7a and 7c is covered with a sealing material 8a. Thus, a first layered semiconductor chip structure is provided on one principal face of an insulating substrate 4. On the other face of the substrate, a second layered semiconductor chip structure consisting of a fourth semiconductor chip 16 providing the first layer and a fifth semiconductor chip 19 providing the second layer is arranged symmetrically with respect to the first layered semiconductor chip structure. The electrodes are interconnected and the structure is sealed with a sealing material 8b. In this manner, it is possible to realize a thin and small-sized semiconductor chip component having a higher density.

---

Data supplied from the esp@cenet database - I2